返回主页

《计算机体系结构课程相关信息 报名截止(2008-5-15

 

基本信息:

授课地点:中国科学院计算技术研究所科研楼四层教室

授课时间2008620-6月22

住宿安排:

1北京康拓宾馆

   地点:北京海淀区中关村南一条4

    价格:240/标准二人间,180/单人间,280/三人间

订房电话:62634975

2. 北京天创宾馆

   地点:北京海淀区中关村南一条甲1

价格:398/标准二人间,248/单人间,558/三人间

订房电话:51192000

3. 北京物科宾馆:

   地点:北京海淀区中关村南三街8

价格:338/标准二人间,150/经济型标间,468/三人间

  订房电话:82649482  

交通路线:

北京站:乘坐地铁到积水潭,换乘47路公交车,保福寺桥西站下车南行;

西客站:乘坐47路公交车,保福寺桥西站下车南行;

飞机:乘坐民航巴士,中关村三桥下车南行。

特别提醒:
受奥运会影响,
2008
6月龙星课程期间,各宾馆的房价将会有所调整。
提醒大家尽早与各宾馆联系,根据宾馆的规定预定房间。

计算机体系结构课程简介

Compilation and Optimization for Hardware Acceleration

June 20 -- 22, 2008

 

Jason Cong          Wen-Mei Hwu

UCLA                    UIUC

 

In this 3-day tutorial, we shall present the latest development on compilation and optimization techniques for using various hardware accelerators, including GPUs and FPGAs.  We shall also discuss various applications which have benefited significant speedup from these hardware accelerators.  The students will have also have hand-on experience in programming GPUs and FPGAs to accelerate several compute-intensive kernels.

 

Detailed tutorial schedule is as follows:

Friday, June 20

Morning

  • Introduction to FPGAs (Cong)
  • Synthesis and optimization from C/C++ based behavior description to cycle-accurate RTL specifications for FPGAs (Cong)

Afternoon

  • Tutorial on AutoPilot from AutoESL for C/C++ to RTL synthesis and Xilinx ISE for RTL to FPGA implementation (Cong+TA)
  • Hand-on lab assignment using AutoPilot and ISE on Xilinx FPGAs (Cong + TA)

Saturday, June 21

Morning:

  • Welcome and overview of the tutorial (Cong & Hwu)
  • Introduction to GPUs (Hwu)
  • Programming models and compilation/optimization for GPUs (Hwu)

Afternoon:

  • Tutorial on CUDA programming model (Hwu+TA)
  • Hand-on lab assignment using CUDA on Nvidia GPUs (Hwu+TA)

Sunday, June 22

Morning

  • Real-life applications of FPGA-based accelerations (Cong)
  • Code transformation for FPGA-based accelerations (Cong)

Afternoon

  • Real-life applications of GPU-based accelerations (Hwu)
  • Code transformation for GPU-based accelerations (Cong)

Speaker Bios

JASON CONG received his B.S. degree in computer science from Peking University in 1985, his M.S. and Ph. D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1987 and 1990, respectively.  Currently, he is a professor and the chairman of the Computer Science Department of University of California, Los Angeles.  He is also a co-director of the VLSI CAD Laboratory.

 

Dr. Cong’s research interests include computer-aided design of VLSI circuits and systems, design and synthesis of system-on-a-chip, programmable systems, novel computer architectures, nano-systems, and highly scalable algorithms.  He has published over 250 research papers and led over 30 research projects in these areas.  Dr. Cong received a number of awards and recognitions, including the Ross J. Martin Award for Excellence in Research from the University of Illinois at Urbana-Champaign in 1989, the NSF Young Investigator Award in 1993, the Northrop Outstanding Junior Faculty Research Award from UCLA in 1993, the ACM/SIGDA Meritorious Service Award in 1998, and the SRC Technical Excellence Award in 2000. He also received four Best Paper Awards selected for the 1995 IEEE Trans. on CAD, the 2005 International Symposium on Physical Design (ISPD), the 2005 ACM Transaction on Design Automation of Electronic Systems, and the 2008 International Symposium on High Performance Computer Architecture (HPCA), respectively.  He was elected to an IEEE Fellow in 2000.

 

Dr. Cong has served on the Technical Advisory Board of a number of EDA and silicon IP companies, including Atrenta, eASIC, Get2Chip, Magma Design Automation, and Ultima Interconnect Technologies. He was the founder and president of Aplus Design Technologies, Inc., until it was acquired by Magma Design Automation in 2003. Currently, he serves as the Chief Technology Advisor of Magma and AutoESL Design Technologies, Inc.

 

Dr. Cong has graduated 24 PhD students.  A number of them are now faculty members in major research universities, including Georgia Tech., Purdue, SUNY Binghamton, UCLA, UIUC, and UT Austin. Others are taking key R&D or management positions in major EDA/computer/semiconductor companies or being founding members of high-tech startups.

 

 

Wen-mei W. Hwu is the Walter J. ("Jerry") Sanders III-Advanced Micro Devices Endowed Chair in Electrical and Computer Engineering in the Coordinated Science Laboratory of the University of Illinois at Urbana-Champaign. From 1997 to 1999, Dr. Hwu served as the chairman of the Computer Engineering Program at the University of Illinois. Dr. Hwu received his Ph.D. degree in Computer Science from the University of California, Berkeley.

His research interests are in the areas of architecture, implementation, and software for high-performance computer systems. He is the director of the OpenIMPACT project, which has delivered new compiler and computer architecture technologies to the computer industry since 1987. He also serves as the Soft Systems Theme leader of the MARCO/DARPA Gigascale Silicon Research Center (GSRC) and on the Executive Committees of both the GSRC and the MARCO/DARPA Center for Circuit and System Solutions (C2S2).

For his contributions to the areas of compiler optimization and computer architecture, he received the 1993 Eta Kappa Nu Outstanding Young Electrical Engineer Award, the 1994 Xerox Award for Faculty Research, the 1994 University Scholar Award of the University of Illinois, the 1997 Eta Kappa Nu Holmes MacDonald Outstanding Teaching Award, the 1998 ACM SigArch Maurice Wilkes Award, the 1999 ACM Grace Murray Hopper Award, the 2001 Tau Beta Pi Daniel C. Drucker Eminent Faculty Award. He served as the Franklin Woeltge Distinguished Professor of Electrical and Computer Engineering from 2000 to 2004. He is a fellow of IEEE and ACM.